

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets

(11)

EP 0 742 512 A2

## EUROPEAN PATENT APPLICATION

(12)

(43) Date of publication:  
13.11.1996 Bulletin 1996/46(51) Int. Cl.<sup>6</sup>: G06F 9/38

(21) Application number: 96105145.4

(22) Date of filing: 19.04.1996

(84) Designated Contracting States:  
DE FR GB

(30) Priority: 10.05.1995 US 435411

(71) Applicant: INTERNATIONAL BUSINESS  
MACHINES CORPORATION  
Armonk, N.Y. 10504 (US)

(72) Inventors:

- Ebicioğlu, Mahmut Kemal  
Somers, New York 10589 (US)
- Luick, David Arnold  
Rochester, Minnesota 55906 (US)

- Moreno, Jaime Humberto  
Hartsdale, New York 10530 (US)
- Silberman, Gabriel Mauricio  
Millwood, New York 10546 (US)
- Winterfield, Philip Braun  
Rochester, Minnesota 55902 (US)

(74) Representative: Schäfer, Wolfgang, Dipl.-Ing.  
IBRA Deutschland  
Informationssysteme GmbH  
Patentwesen und Urheberrecht  
70548 Stuttgart (DE)

(54) Method and apparatus for reordering memory operations in a superscalar or very long instruction word processor

(57) A method and apparatus for reordering memory operations in superscalar or very long instruction word (VLIW) processors is described, incorporating a mechanism that allows for arbitrary distance between reading from memory and using data loaded out-of-order, and that allows for moving load operations earlier in the execution stream. This mechanism tolerates ambiguous memory references. The mechanism executes only one additional instruction for disambiguation purposes, thus producing good performance, and integrates memory disambiguation with speculative execution of instructions. The overhead introduced is only one instruction, and the load operation can be arbitrarily moved earlier in the instruction stream. The mechanism can cope with conflicts that occur as a result of an unexpected combination of store/load instructions, can be used in a coherent multiprocessor context, and combines speculative execution with reordering of memory operations in a way which requires simple hardware support.




FIG.1A

BEST AVAILABLE COPY

EP 0 742 512 A2

EP 0 742 512 A2




FIG.1B

BEST AVAILABLE COPY